1. On completing very species: computeronty-date diagonal coperity. The constraint liants makes to be a dentitivation, appeal to evaluator and /or equations written eg. 42+8 = 50, will be treated as malpractice. Important Note : 1. On completing volumement computered; described and tasks to

PROG Calman

			(VA)
USI	N		15NT34
	_		<u> </u>
		Third Semester B.E. Degree Examination, Dec.2017	/Jan.2018
		MOSFETs & Digital Circuits	
Ti	me:	3 hrs. (6)	Max. Marks: 80
		Note: Answer FIVE full questions, choosing one full question from e	* J.1
		The first question from e	uch mounte,
		Module-1	
1	a.	Define JFET. Discuss the construction of JFET with a neat diagram.	(05 Marks)
	b.	Discuss the V-I characteristics of MOSFET.	(05 Marks)
	c.	Write a short note on second order effects in MOS.	(06 Marks)
2	а	OR With neat diagrams, explain n-well MOS transistor fabrication process.	
_	b.	Discuss the types of MOS and draw the input and output characteristics	(10 Marks)
			or NWOS transistor. (06 Marks)
		Module-2	(oo marks)
3	a,	Explain with neat diagram the CMOS inverter voltage transfer charac	teristics and mention
		the regions of operation?	(05 Marks)
	b.	Explain the power dissipation equation for CMOS.	(06 Marks)
	c.	Write a short note on AOI gate and how it is constructed using CMOS of	circuits. (05 Marks)
4	a.	OR Draw and explain realization of CMOS NOR gate and NAND gate. Ve	wife its County
	٠.,	That and explain realization of CMOS NOR gate and NAND gate. Ve	(08 Marks)
	b.	Discuss the delay parameters in CMOS.	(04 Marks)
	c.	Write a short note on MOS modeling.	(04 Marks)
			,
_	_	Module-3	
5	a.	Define sequential circuits. What are the types of sequential circuits?	
	b.	neither explains the operation of CMOS SR latch using NOR gate.	(10 Marks)
	υ.	With a neat diagram, explain the operation of D latch. With timing diagram	ram. (06 Marks)
		OR	
6	a.	With a neat diagram, explain the operation of JK flipflop.	(07 Marks)
	b.	Compare latch with registers.	(07 Marks) (04 Marks)
	c.	Briefly explain ring oscillator and how in ring oscillator used for on cl	nic clock generation.
		208	(05 Marks)
_		Module-4	
7	a.	Define registers. Explain PISO and SIPO shift registers.	(98 Marks)
	b.	Write a note on Johnson counter.	(04 Marks)
	c.	Write a note on Ring counter.	(04 Marks)

OR

Explain Modulus-8 synchronous up/down counter with a neat diagram. 8 (06 Marks) Using JK flip flop, design synchronous counter with the sequence 1, 3, 5, 2, 0, 7. (10 Marks)

(04 Marks)

Module-5

9 a. Explain Mealy and Moore machine models.

(08 Marks)

b. Design a Mealy state diagram for the sequence 1101.

(08 Marks)

OR

- a. Design a Mod-8 synchronous counter using JK flip flop to count number of occurance of an input, i.e. No. of times it is 1. (12 Marks)
 - b. Construct a state table for the following state diagram.

(04 Marks)




Fig. Q10 (b)
